In this paper, we focus on modelling the timing aspects of binary programs running on architectures featuring caches and pipelines. The objective is to obtain a timed automaton model to compute tight bounds for the worst-case execution time (WCET) of the programs using model-checking tehcniques.
Introduction
We focus on modelling the timing aspects of binary programs running on architectures featuring caches and pipelines. The objective is to obtain a model to compute tight bounds for the worst-case execution time (WCET) of binary programs. The reader is referred to [11] for an exhaustive presentation of WCET computation techniques and tools. The main approach for computing the WCET is based on abstract interpretation and integer linear programming.
Modelling pipelined processors with caches was first reported in [7, 6] (METAMOC). In METAMOC the model-checker UPPAAL is used to compute the WCET. METAMOC has still some disadvantages, the main one being the requirement of manual loop bound annotations. In [3, 4] we introduced a technique to compute the WCET of binary programs in a fully automated manner without the need for loop bound annotations. The binary program is modeled as an (untimed) finite automaton and the timing aspects of the hardware components like the caches and the concurrent units (stages) in the pipeline (e.g., fetch, decode, execute stages) are modeled with a timed automaton or product of simple timed automata. The executions of the program on the hardware correspond to the possible traces in the synchronised product of the program automaton and the NTA modelling the hardware components. We can then reduce the computation of the WCET to a real-time model-checking problem and use state-of-the-art tools like UPPAAL [2] to compute a tight bound for the WCET.
In our previous work [3, 4] , we have designed and implemented some techniques (based on program slicing) to minimise the program automaton of a binary program and demonstrated that the modelchecking approach based on timed automata provides very accurate bounds for the WCET of the binary programs from the Mälardalen University benchmarks [10] . The automata modelling the different stages of the pipeline are also very compact and captures the essential timing features of the pipeline. However, the other hardware components, the caches, are modelled by very detailed generic timed automata that record the full state of the caches and model the exact behaviour and content of the caches.
Model checking is known to suffer from the state explosion problem. For timed automata where the clocks are part of the state space it is even more important to try and reduce the state space of the model to analyse while preserving enough details to faithfully model the property to be checked. In this paper, we focus on the following problem: how to automatically compute small models for the behaviours of the caches. We show that reducing the size of the models of the hardware components provides substantial benefits in the model-checking approach to compute the WCET.
Programs and hardware
For the sake of clarity we restrict to a simple setting: the programs can only read/write into a fixed number of registers (not in main memory). A special register is the program counter, PC, that points to the next instruction to be executed. Our programs can contain non-deterministic choices. As we are interested in computing a worst-case execution time (WCET), this value should be well defined. We impose that a program do not contain executions of (finite) but arbitrarily large lengths. In other words, the computation tree of a program P must be a bounded depth. Although this assumptions are not realistic for general programs and architectures, previous work has already addressed the case [1] , and in this work we focus on how to compute small cache models rather than design these models by hand.
A program run (or execution) is completely defined by a finite sequence of (positive) integers given by the successive values of the program counter (there is no input data). The execution time of a run is defined by the time it takes for the hardware to execute the sequence of instructions in the run. The hardware is composed of an instruction cache and the main memory to store the program, and a one-stage pipeline (CPU) to execute the instructions.
To execute a run, say σ 1 = 1.2.3.1, the code of instruction 1 (e.g., an addition between two registers) has to be fed to the CPU (pipeline) to be executed. The same applies for instruction 2 and so on. Initially, the code of each instruction is stored in the main memory and the cache is empty. To execute the instruction at PC= i the following steps occur:
1. the CPU requests the code of the instruction i.
2. If the code of i is in the cache, this is a cache Hit, and the code of i is transferred from the cache to the CPU, otherwise, a cache Miss occurs. The code of i is fetched from main memory, stored in the cache and then transferred to the CPU.
3. the CPU executes the code of i and is ready to process the next instruction.
The cache is a fast memory component but has limited capacity (size). Assume our instruction cache has capacity 3, and is initially empty. Executing σ 1 = 1.2.3.1 will result in 3 cache misses and a cache hit (instruction 1). If the cache size is 2, and we are about to execute 3, the cache is full. We need to remove one instruction stored in the cache, either 1 or 2. A standard replacement policy is the FIFO policy where the least recently accessed item in the cache is removed. In our case, this would mean that 1 is removed and replaced by 3, and 2 becomes the least recently accessed item. In real caches, each line of the cache may contain a set of instructions 1 . In this case, checking whether instruction i is in the cache reduces to checking whether set(i) is the cache. Finally, executing the code of an instruction i takes some CPU cycles dur(i).
In the next section, we show how to model the timing aspects of the hardware and how to compute the WCET of a given program.
Timed automata model
Program and pipeline models. Fig. 1 provides an overview of our model specified as a NTA (in UP-PAAL) and this will serve as a running example to illustrate our modelling techniques. The program automaton ( Fig. 1(a) ) models a program that performs M iterations of a loop, the body of which consists of N switch statements. The UPPAAL model of Fig. 1(a) encodes the switches as non-deterministic We model the execution of an instruction (described in Section 2) as follows:
1. the program is eager to be executed and wants to send a fetch! event as soon as the receiver (CPU) is ready to receive (fetch?) it (handshake synchronisation). This is modelled in UPPAAL by an urgent channel, fetch.
2. when the fetch! occurs, both PC and cacheLine are set to hold the values of the next instruction to be executed and the corresponding cache set.
3. the CPU requests the code of the instruction by sending a ICacheReadStart! to the cache. This is an urgent channel as well (handshake synchronisation must happen as soon as both the sender and the receiver are ready).
4. When the instruction is in the CPU, the cache issues the ICacheReadEnd! event.
5. the CPU receives this event ICacheReadEnd? and is ready to execute the code of the instruction. Executing the instruction takes dur(PC). We encode the duration by using a clock x. The clock x is reset when entering the Execute location and the invariant x ≤ dur(PC) and the guard x == dur(PC) (from Execute to Ready) ensures that the automaton remains dur(PC) cycles in Execute before moving to Ready.
Cache model. The model for the instruction cache is given by the timed automaton FullCache Fig. 2 . When a cache read request is received (ICacheReadStart?) location Check is reached. The location Check is committed which in UPPAAL implies that time cannot elapse and we must leave this location instantaneously 2 . If the instruction PC is in the cache, find(cacheLine) returns a positive value, otherwise a negative value. The timing behaviour of the cache depends on whether the instruction PC is in the cache or not: if PC is in the cache, a Hit occurs and the delay is set to HitTime (e.g., 2 cycles). Otherwise, a Miss occurs and the delay is set to MissTime (e.g., 20 cycles). In both cases the cache is updated by executing the access(cacheLine) function. The UP-PAAL specification of the functions find(·) and access(·) are given in Appendix A.
Computing the WCET
Real-time model checking. To compute the WCET of our program, we synchronise the previous components, program, CPU (pipeline) and cache to build an NTA. Assume we have a clock GBL CLK which is initially set to 0 and never reset. The location END of the program ( Fig. 1(a) ) is committed and has no outgoing edges; this implies that time cannot elapse and no other transition can be taken, so it creates a deadlock. This ensures that when we reach the end of the program, the value of GBL CLK is frozen. Without blocking the system that way, GBL CLK could grow arbitrarily large in the END location of the program. In this model, the WCET of our program running on the simple hardware, is the maximal value that GBL CLK can hold at the end of the execution of the program, in location END. This can be easily computed in UPPAAL with the sup operator.
In our previous [3, 4, 1] work we designed a very accurate model of the ARM920 hardware and compared the results obtained with our method (based on timed automata), with actual execution times on a real ARM board. On the set of benchmarks from Mälardalen University we managed to compute very tight WCETs.
Advantages of timed automata modelling. Using timed automata to model (binary) programs running on complex hardware has several advantages:
• NTA have precise semantics; our models are formal behavioural models for the hardware.
• we define the model of a program running on some hardware as the composition (synchronisation) of very simple components. All these components can be validated separately.
• we can model features that cannot be modelled with other approaches based on abstract interpretation and Integer Linear Programming (ILP); for example, if the execution time of an instruction is within an interval (depends on the data to be processed), we can easily model the duration by an interval in the CPU model. We can also model changes of the speed of the CPU during program executions.
• our models and methodology ensures that we obtain an upper bound of the actual WCET provided that the models of the hardware are certified to be good abstractions (time-wise) of the actual board.
• our methodology is resilient to timing anomalies [5] . This is a challenging problem faced by other methods based on abstract interpretation.
On the other hand, model-checking is very sensitive to the number of states of the system to analyse: this is the well known state explosion problem that can hinder the analysis of large systems. This is even more true when model-checking timed automata: the state space is composed of a discrete part and clock constraints.
Reducing the state space. The model checking approach we have introduced is mostly state based: the program and the hardware are modelled as timed automata and we can generate all the possible states of the system and obtain the maximal value of a clock in a particular location. A key concept in our approach [3] is to define the WCET problem as a language based problem:
• the program P is viewed as a generator of sequences of instructions; the sequences are in a language L (P) generated by an automaton Aut(P).
• the hardware H is a transducer: given a sequence w ∈ L (P), it computes an integer value, the execution time of w, number of cycles.
The information needed to compute the WCET is captured by the sequences of instructions (the PC). We do not need to simulate the actual effect of each instruction. In other words, if we can generate L (P) and we have a timed automaton model of the hardware, we can compute the WCET by examining all the words in L (P) and "running" them in the model of the hardware (viewed as a transducer). If we generate L (P) with the actual program by keeping track of the full state of the program (registers, stack), we may end up generating the same sequence of instructions many times. In [3, 4, 1] we have shown how to compute (using program slicing) a reduced program P and an associated program automaton Aut(P ), such that L (P ) = L (P) but Aut(P ) is minimal: it generates every word in L (P) only once. We have demonstrated that this is essential for being able to compute the WCET of real programs. In practice, using Aut(P ) avoids feeding the hardware transducer twice with the same sequence of instructions hence reducing the amount of work of the real-time model-checker. Still, in our approach the caches are modelled explicitly and this is not optimal as demonstrated in the next paragraph.
Equivalent states in cache models. The execution time of a sequence of instructions depends on the sequence of hits and misses and the time it takes for the CPU to execute each instruction. Assume that the time to execute each instruction is 0 and only the cache hits and misses impact the execution time.
With a model that explicitly represents the cache, we can precisely track the hits and misses. For instance for the sequence σ 1 = 1. Now let P 1 be the program that comprises of two sequences of instructions π 1 = 1.2.3.w and π 2 = 1.4.5.w, with w = k.w a finite sequence of instructions that does not contains {1, 2, 3, 4, 5}. Assume 1 takes 1 cycle to execute, 2 and 3 both take 2 cycles and 4 and 5 both take 1 cycle to execute. A cache hit costs 1 and a cache miss 10. If we want to compute the WCET of P 1 we have to analyse both π 1 and π 2 . As w is the same in π 1 and π 2 , the PC of the program before w is k and is the same after 1. 1  549  147  396  2  1055  196  396  3  1626  245  396  4  2267  294  396  5  2953  343  396  6  3699  392  396  7  4505  441  396  8  5371  490  396  9  6297  539  396  10 7283 588 396 Table 1 : States explored for computing the WCET explicit cache, we enumerate the (symbolic) state space of the synchronised product of the program and the cache. In the state space we can reach two different symbolic states s 1 = (k, 1.2.3, GBL CLK = 35) and s 2 = (k, 1.4.5, GBL CLK = 33). They have to be explored (e.g., in a Depth-First Search) to compute the WCET. From s 1 and s 2 the sequences of pairs (i, α) of (instructions, Hit/Miss) will be the same when executing w. As we know that GBL CLK is the largest after 1.2.3, is never reset, we do not need to explore the state s 2 and the full path π 2 because it will surely yield a smaller execution time. The states s 1 and s 2 can be considered as equivalent given the program we analyse: they will generate the same sequences of Hits and Misses and the same execution time.
Computing equivalent cache states can be achieved using abstraction refinement techniques as described in Section 5. The following example shows that using an abstract cache can lead to drastic reductions in the state space of the system to analyse while presering the WCET.
An example. Consider the program of Fig. 1(a) . We fix the maximum number of iterations to M = 5. We can compute the WCET of the program with an explicit cache of size 2. A model in which equivalent cache states are collapsed is given by Fig. 3 . With a cache of size 2 all the runs in the program generates sequences of Hit and Miss of the form (M.H.M.M) * . Hence the automaton of Fig. 3 is a good cache model for this program for any number of switches N. Table 1 gives the number of states explored 3 to compute the WCET with the explicit cache and the small cache of Fig. 3 . As can be seen, many states of the cache are equivalent and this is captured by the small model whereas the explicit model generates all the configurations.
The explicit state cache model can be used with any program to analyse but may inflate the state space to be explored for computing the WCET. Another disadvantage of the explicit state cache model is that the initial state has to be fixed. In the next section we describe how to compute small cache models for a given program.
Computing abstract cache models
As demonstrated in the previous section, using an explicit cache model can be detrimental to the modelchecking approach as many equivalent (time-wise) cache states may be explored. The objective of this section is to indicate how we can compute small cache models that are good abstractions for a given program. To do this, we use an abstraction refinement technique introduced in [8, 9] .
Compute the WCET w in Aut(P) × Aut(C) t feasible? WCET is w t is a witness The trace abstraction refinement technique was originally developed to analyse imperative programs. We adapt here it to compute the WCET of a program. Our method works as follows to compute the WCET of program P:
1. start with the most abstract model of the cache: every cache access can be either a hit or a miss;
2. compute the WCET, w, of P with the current model of the cache.
3. get a witness trace t (sequence of pairs (instructions, Hit/Miss)) that yields this execution time w.
4. check if t is feasible in a concrete model of the cache. t contains the sequence of instructions and using the specification of the cache we can compute whether the corresponding sequence of hit and miss is feasible or not. Notice that we do not need to specify an initial state for the cache but rather check that there is an initial state of the cache such that t is feasible.
5. if t is feasible, the WCET is w and t is a witness trace.
6. otherwise t is infeasible in any concrete model of the cache, and we have to refine the abstract cache. The refined abstract cache model should not allow t. We iterate this process and re-start at step 2.
Step 6 above is the instrumental step of the trace abstraction refinement method: from one infeasible trace, we can compute a set of traces that are infeasible for the same reason. From t we can obtain a regular language of traces that are infeasible and represent it by a finite automaton O(t). This crucial step is based on the computation of interpolants. We have defined a logic for caches and the corresponding notion of interpolants that enables us to compute O(t) for each infeasible trace t. Fig. 4 gives an algorithm to compute the WCET of a program P by iteratively refining the initial abstract model of the cache. The initial abstract model for the cache is the timed automaton HitOrMiss which allows the cache to generate a Hit or a Miss for each memory access. When an infeasible trace is discovered, we refine the cache model by removing a set of infeasible traces given by O(t). Notice that the cache model we iteratively compute does not make any assumption on the initial state of the cache. The traces captured by the automata O(t) are not feasible for any initial state of the cache.
Conclusion
We have presented a method to compute the WCET based on timed automata and real-time modelchecking with UPPAAL. The method we propose computes the model of the instruction cache as needed by refining the initial abstract model of the cache. This yields a reduction in the search space, which results in smaller models to be analysed and is key step towards the scalability of our timed automata based method. Another interesting feature of this approach is that we do not need to assume that the initial state of the cache is known. Indeed, checking whether a trace is feasible can be encoded as a SAT problem. The refined models of the cache we compute generate the cache behaviours that are possible from some initial state of the cache. We are currently implementing the refinement loop and the computation of the refined models of the cache.
